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1571 ABSTRACT 
A sequence information signal processing integrated circuit 
chip designed to perform high speed calculation of a 
dynamic programming algorithm based upon the algorithm 
defined by Waterman and Smith. The signal processing chip 
of the present invention is designed to be a building block of 
a linear systolic array, the performance of which can be 
increased by connecting additional sequence information 
signal processing chips to the array. The chip provides a high 
speed, low cost linear array processor that can locate highly 
similar global sequences or segments thereof such as con- 
tiguous subsequences from two different DNA or protein 
sequences. The chip is implemented in a preferred embodi- 
ment using CMOS VLSI technology to provide the equiva- 
lent of about 400,000 transistors or 100,000 gates. Each chip 
provides 16 processing elements, and is designed to provide 
16 bit, two’s compliment operation for maximum score 
precision of between -32,768 and +32,767. It is designed to 
provide a comparison between sequences as long as 4,194, 
304 elements without external software and between 
sequences of unlimited numbers of elements with the aid of 
external software. 
Each sequence can be assigned different deletion and inser- 
tion weight functions. Each processor is provided with a 
similarity measure device which is independently variable. 
Thus, each processor can contribute to maximum value 
score calculation using a Werent similarity measure. 
48 Claims, 18 Drawing Sheets 
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SEQUENCE INFORMATION SIGNAL 
PROCESSOR FOR LOCAL AND GLOBAL 
STRING COMPARISONS 
process will grow not only at the national level of coordi- 
nating the efforts of many researchers, but also at the level 
of individual laboratories that must deal with the increasing 
load of raw data generated by the development of automated 
The invention described herein was made in the perfor- 5 sequencing 
The ability Of individual investigators to analyze their 
own data is by the power of the computers they have 
available, as Well as the limited software tools capable of 
-ce of work under the following contracts: NASA con- 
tract NAS7-918; DOE contract DEFGo3-88er60683; NSF 
contracts DR-8809710 and ~ ~ ~ - 8 8 1 5 1 0 6 ;  and con- 
tract GM 36230, and is subject to the provisions of Public 
Law 96-517 (35 USC 202) in which the Con&a&orS have 10 sequence data generated to date is 
dealing with the sequence librq.The amount of total 
less than million 
character equivalents. However, this amount of data already 
taxes the ability of currently available algorithms and gen- 
analysis of new data to the collected total. The data libraries 
have been doubling in size every year. The program that is 
l5 envisioned to characterize complete genomes, will soon 
cause the data Mm&s to increase exponentially. Such 
programs Will  also change the basic nature of the collected 
data and COllSeqUeIltly the reqUkements for effective took 
for its analysis* 
In the latest G e n b d  release, the average length of an 
individual entry can span over one million bases. Many of 
the current methods of analyzing this data are based on the 
notion that each entry represents a discrete genetic element. 
However, this scenario does not adequately represent the 
25 more diffuse and complex organization of a eukaryotic 
genome, where the coding and regulatory elements of a 
simple gene can span more than one million bases. More 
Release 63.0 of the national nucleic acid data base, complex loci, such as those coding for the rearranging 
Genbank, contains over forty million nucleotides represent- receptors of the immune system, can span over one million 
ing about thirty-three thousand separate entries. similarly, 3o bases and include hundreds or thousands of identifiably 
the current information resource (pm) has close to related elements. As more and larger sequencing efforts are 
six thousand entries with over one and one-half w o n  undertaken, the complexity of information contained in 
amino acids. These data reflect primarily the efforts of the single entries will require a novel set of maintenance md 
molecular biology community over the last decade. The rate analytical tools. 
at which new data are being added to this total demonstrates 35 The human beta globin locus is a good example. Its entry 
that the available computing resources are already inad- in Genbank is over 73 thousand bases long and has been 
equate for thorough and timely analysis of the data. constructed from over 70 overlapping contributions. This 
Recently, an international commitment has been made to single entry contains the coding and regulatory information 
map and sequence the entire human genome in the next 10 for at le& 4 genes and 1 pseudogene. The repetitive nature 
to 20 years. Such a program will generate at least 3.4 billion 40 of much of the genome will also severely complicate the 
nucleotides of final data and maybe ten times that amount of alignment and melding problems. With megabase sequenc- 
raw sequencing data. This constitutes about three orders of ing projects, the current concept of data entry will become 
magnitude more data than has been collected to date. In obsolete. Not only will faster algorithms to compare 
addition, the sequences from other animal and plant sequences be needed as the amount of data increases, but 
genomes will also accumulate. In the near term, the 40 45 these new tools will also have to be designed to better deal 
million nucleotides currently available and already proving with longer strings of data that more directly reflect true 
burdensome, will become trivial by comparison to the total. genomic organization. Accordingly, novel schemes to 
Novel computer resources must be developed if these data handle and define these data and the biological information 
are to be adequately understood and their unique potential associated with them must be developed if this resource is to 
for enhancing our understanding of human genetics and 50 be useful to the scientific community. 
diseases are to be realized. Of the many pressing and analytical needs concerning the 
A required adjunct to any program designed to charac- current sequence data libraries, as well as the genome 
terize the human genome is the development of computer project, initially the most significant is the ability to survey 
hardware and software system capable of maintaining and the existing collection of data for sequences related to the 
analyzing the vast amounts of information that will be 55 new data. In  its simplest form, this need is illustrated by 
generated. This information will consist of both nucleotide searching the collection of gene or protein sequences for any 
and amino acid sequence data as well as extensive annota- that are “similar” to a discrete piece of new data. The 
tion necessary to provide a biological context for these data comparative analyses possible between related sequences 
It is critical for the complete and timely analysis of new are critical for completely understanding the structural, 
sequence data, that they be thoroughly compared to the 60 functional and evolutionary characteristics of any sequence. 
published data contained in the national data libraries. This Furthermore, in the case where large portions of the human 
analysis is important for determining and defining the func- genome are known, it will also be necessary to have the 
tional and evolutionary relationships between sequences. ability to find the precise genetic location of physiological 
Significantly, such sequence comparison is also critical to markers in those cases where there may be only limited 
the task of constructing the complete genome sequence from 65 CDNA or protein sequence data available. 
millions of partially overlapping fragments, the so-called Such searches are complicated by the fact that related 
melding process. The computational load of this melding sequences may be quite divergent. This means that it is 
elected to retain title. 
No. 07/518,562 Ned on May 2, 1990, now abandoned. 
This is a continuation Of ‘‘Pending eral use computers to conduct the needed comparative 
TECHNICAL mELD 
The present invention relates generally to an integrated 
of the human genome 
effort which is a molecular genetic analysis for mapping and 
sequencing the human genome. The present invention 
relates more specifically to an integrated circuit co-processor 2o 
which may be used for out an algorithm for 
identifying similar sequences or subsequences 
and for locating highly similar segments of such sequences 
or subsequences. 
developed primarily in 
BACKGROUND 
5 96 
3 
essential to define some measure of similarity between pairs 
of sequences that can then be tested statistically. The explicit 
series of minimal evolutionary events (substitutions, 
deletions, insertions) between two sequences must be deter- 
mined; i.e., the sequences must be aligned. Traditionally, the 
most common method of alignment has been by eye, relying 
on the researcher’s ability to recognize conserved patterns. 
This method can be rapid and effective when the sequence 
distance is relatively small andor the researcher has a priori 
information about the probable nature of the alignment. For 
example, many new members of the immunoglobulin gene 
superfamily have been identified and aligned to other mem- 
bers on the basis of a very limited, but well-defined set of 
conserved features. However, it is certainly no longer pos- 
sible for any investigator to reliably compare a novel 
sequence against a significant portion of the existent data 
base. 
It is possible in theory to generate every possible combi- 
nation of genetic events between two sequences, score each 
one and discover the most similar. This is in practice, 
impossible for all but the shortest sequences however, as the 
combinations increase exponentially with the length of the 
sequences. Some investigators have implemented rule-based 
methods by which, given a reasonable starting alignment 
point, gaps and insertions are included according to a very 
restricted set of possibilities. These methods can be rela- 
tively rapid, but, like manual alignment, are non-rigorous 
methods as they cannot predictably guarantee that the results 
represent the optimal minimum distance, that is, the mini- 
mum evolutionary distance between two sequences or the 
series of events that provides the smallest weighted sum 
required to transform one sequence into the other. 
When the assumption is that two sequences are generally 
similar along their entire length, the alignment process is 
considered to be global in nature. However, an alignment 
proceeding from this premise can fail to recognize more 
limited regions of similarity between two otherwise unre- 
lated sequences. What is required then is the ability to find 
all regions of local alignment. For example, if an investi- 
gator has a new sequence related to a human beta globin 
gene. such as one from another species, the need is to be able 
to find the local alignment of that more limited sequence to 
some particular portion of the 73 thousand base of the 
known beta globin locus. The same concerns are manifest in 
the melding problem. By definition. most overlapping 
sequences will only share a limited region of identity, 
illustrating a local alignment problem. 
In 1970, S. B. Needleman and C. D. Wunsch authored a 
paper entitled “A General Method Applicable To The Search 
For Similarities In The Amino Acid Sequence Of Two 
Proteins”. which was published in the Journal of Molecular 
Biology, Volume 48, Page 444. Their paper has had a great 
deal of influence in biological sequence alignment. Its 
particular advantage is that an explicit criterion for optimal- 
ity of alignment is stated and an efficient method of solution 
is given. Insertions, deletions and mismatches were allowed 
in the alignments. The method of Needleman and Wunsch fit 
into a broad class of algorithms, commonly referred to as 
dynamic programming. The general category of dynamic 
programming alignment of two sequences is discussed at 
length in a text entitled ‘Mathematical Methods for DNA 
Sequences” and particularly Chapter 3 thereof, entitled 
“Sequence Alignments” written by Michael S. Waterman, of 
the University of Southern California, a co-inventor of the 
present invention. 
In 1980, Dr. Waterman. then with the Los Alamos Sci- 
32 
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Professor at Northern Michigan. University, in publishing a 
letter entitled “Identification of Common Molecular Subse- 
quences” which appeared in the Journal of Molecular 
Biology, Volume 147, pages 195-197, 1981. In t h i s  letter, 
Waterman and Smith defined a new algorithm, the intention 
of which was to find a pair of segments, one from each of 
two long sequences, such that there was no other pair of 
segments with greater similarity (or “homology”). The algo- 
rithm produced a similarity measure which allowed for 
arbitrary length, deletions and insertions. 
In a more recent publication, entitled “A New Algorithm 
for Best Subsequence Alignments With Application to 
tRNA-rRNA Comparisons”, Waterman and Mark Eggert, i n  
the Journal of Molecular Biology. Volume 197, pages 
723-728, (1987), describe the efficiency of the algorithm of 
Smith and Waterman for identification of maximally similar 
subsequences. The article describes the use of the algorithm 
in which alignments of interest are produced first for the best 
alignment and then making small modifications to the ma& 
for producing non-intersecting subsequent alignments. The 
algorithm is applied to comparisons of tRNA-rRNA 
sequences from escherichia coli. A statistical analysis 
therein shows results which differ substantially from the 
results of an earlier analysis by others and furthermore, that 
the algorithm is much simpler and more efficient than those 
previously in use. 
The need for low cost, high speed data sequence com- 
parisons cannot be met even with current supercomputers 
because of existing data base size. There is therefore an 
existing need to provide an electronic circuit device for 
carrying out subsequence alignments of molecular 
sequences or global alignment thereof and more specifically 
for a sequence information signal processor designed to 
carry out a dynamic programming algorithm which is both 
35 effective and efficient in identifying subsequence or global 
alignments of molecular information. 
SUMMARY OF THE INVENTION 
40 The present invention comprises a sequence information 
signal processing integrated circuit chip designed to perform 
high speed calculation of a dynamic programming algorithm 
based upon Waterman and Smith. The signal processing chip 
of the present invention is designed to be a building block of 
45 a linear systolic array, the performance of which can be 
increased by connecting additional sequence information 
signal processing chips to the array. The chip provides a high 
speed, low cost linear array processor that can locate highly 
similar segments or contiguous subsequences from any two 
50 data character streams (sequences) such as merent DNA or 
protein sequences. The chip is implemented in a preferred 
embodiment using CMOS VLSI technology to provide the 
equivalent of about 400,000 transistors or 100,000 gates. 
Each chip provides 16 processing elements, operating at a 
55 12.5 MHz clock frequency. The chip is designed to provide 
16 bit, two’s compliment operation for maximum score 
precision of between -32,768 and +32,767. It is designed to 
provide a comparison between sequences as long as 4,194, 
304 elements without external software and between 
60 sequences of unlimited numbers of elements with the aid of 
external software. 
The sequence information signal processor chip of the 
present invention permits local and global similarity 
searches, that is subsequence and full sequence alignment. It 
65 provides user definable gapshnsertion penalties; user defin- 
able similarity table contents; user definable threshold val- 
entific Laboratory, collaborated with T. F. Smith, then a ues for score reporting; user definable character set of up to 
5,632,041 
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128 characters; user definable sequence control characters 
for streamline data base processing; variable block size for 
low Or  high resolution swches; makes Possible 
sequence length and numbers of b lock  on-chi~ 
score buffer to relieve control processor data collection. It 
provides linear speedup by being configured for cascading 
more such chips and it provides threshold control with 
mable data base operation support; block maximum value 
and location calculation and buffering; user-definable query 
threshold and preload threshold and built-in self test and 
fault bypass. 
It will be seen hereinafter that each of sixteen Drocessor 
FIG. 11 is a generalized, functional block diagram of a 
FIGS. 12 and 13, when taken together, represent a block 
FIGS. 14 and 15, when taken together, constitute a 
of the chip circuit of the present 
processor of the present invention; 
diagram of an actual processor of the present invention; 
maximum 'Ore calculation; and 
block 
invention; 
configuration of the signal processing chip of the invention; 
and 
FIGS. 17 and 18 taken together Provide a dependence 
graph mapping for multiple chips representing a total of 34 
processors Of the present invention* 
boundary score reset. The chip also provides for program- FIG* l6 is a layout the Physical 
DETAILED DESCRIPTION OF A PREFERRED 
EMBODIh4ENT 
elements on a sequence information signal processing inte  15 
grated circuit chip of the present invention, provides the 
circuitry to compare the sequence characters of a matrix H, 
based upon a noiel modifickion of the Smith and Waterman The information signal processor integrated circuit chip of 
d g o r i h  for two sequences. =Cui@ is also provided for the present invention is designed to compare two sequences, 
defining the degrees Of Of two sequences SO that 2o such as two molecular sequences, and to determine their 
different linear deletion functions can be defined for each of sSan ' . ty  by ascertaining the best score of any alignment 
the two sequences and different weights Can be between such sequences. A preferred embodiment of the 
defined for each character of the query sequence. invention illustrated herein is designed to perform this 
In its preferred embodiment, the chip of the present sequence comparison by carrying out the previously iden- 
invention is configured as a 208 pin, CMOS VLSIintegrated 25 tified Smith and Waterman algorithm. Accordingly, the 
circuit device. method and apparatus of the present invention may be best 
understood by first understanding the algorithm on which it 
is based and which comprises the following: 
For two sequences A=a,a, . . . a, and B=b,b, . . . b, the best 
H, is defined as the best score of any alignment ending at a, 
and bj or ). SO, 
OBJECl3 OF THE INVENTION 
It is therefore a principal object of the present invention 
to provide a sequence information signal processing system 30 (largest) score from aligning A and B is S(A,B). 
on a single integrated circuit chip for performing a best 
subsequence and global alignments algorithm at high speed, 
at low cost and with optimum parameter control. 
provide an integrated circuit chip having highly integrated 
technoloB' for ascertaining the similariv between 
segments of two different DNA or protein sequences by 
performing a best subsequence alignment algorithm. 
H i F a x ( O ;  S ( U ~ , ~  . . . ui, b,,b,,+, . . . b,); l<sC=i, 1<=$=~). It is an additional object of the present invention to 35 
The sequence letters a and b is 
S(a,b) where, s(a,b)>Oif a=b s(a,b)<O for at least some cases 
of a not equal to b. 
The similarity algorithm is started with: 
It is still an additional object of the present invention to 4o 
provide an integrated circuit chip having a plurality of Hi,o=Hofl ,  l<=i<=i<=n, l<=j<m 
processors thereon, each such processor being designed to 
cany out an algorithm for providing scoring of the relative 
alignments of sequence segments for such uses as biological 
information signal processing, speech recognition, 45 
cryptology, geological strata analysis, handwriting where: 
recognition, large text database searches and other applica- 
tions which require the comparison of multiple sequences of 
Then: 
Hij.max{O, Hi-1J-l+~&]), pi./> 
data. 
BRIEF DESCFWITON OF THE DRAWINGS 50 
From the above, it will be seen that each processor for 
The aforementioned Objects and advantages, as 
additional Objects and advantages thereof, will be more 
as 
understood hereinafter as a result of a detailed description of and H ~ + ~ ~ ~ .  ms requirement for 
a preferred when taken in with the 55 eters for subsequent best score calculation processes may be 
following drawings in which: better understood by reference to FIG. 1, which for purposes 
FIG. 1 is a graphical illustration of the matrix elements of of example, illustrates a four-by-four of calculations 
the algorithm of the present invention and illustrating a for n 4  and m d .  It will be seen in FIG. 1 that each 
projection technique for reducing the ~ ~ ~ b e r  Of real time alignment comparison process is represented by a circle 
processors for carrying out the algoriw,  60 having within it elements of the two sequences, A and B, at 
FIGS. 2-9 illustrate sequential snapshot representations which the respective alignments are being scored It will also 
of the algorithm steps of the present invention in a four-by- be seen in FIG. 1, that parameters are passed either from left 
four exemplary ma- to right or from top to bottom or diagonally from upper left 
FIG. 10 is a graphical schematic illustration of the manner to lower right from each alignment process circle to the 
in which the architecture of a processor of the present 65 others in the matrix in order to cany out the algorithm of the 
invention performs the algorithmic steps for a particular present invention. Thus for example, it will be seen in  FIG. 
matrix element; 1, that the best score for the alignment ending at a, and b,, 
determining the best score HiJ of an alignment ending at a, 
and bj must provide parameters for the calculation of Hi+lJ; 
5,632,041 
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receives the parameter H,,, from a,,b, comparison process; parameter values emanating f?om this first sequence com- 
receives H,., and F,,, from the a,,b, comparison process: putation are represented by the arrow head lines emanating 
and receives the Hzl and Q,, parameters from the a,& from the first processor element shown therein at the right 
process. AU of these Parameters are, in aCcordance with the most portion of FIG. 2. As seen therein, E,,, and H,,, are 
Waterman and smith algorithm, required to generate H2,2 5 both fed back into the a, element for the subsequent com- 
which is defined as the best score Of the &gnmeIlt Of the A putation. ~n addition, the H,,, the F,., and the b, signals are 
and B sequences ending at a, and b,. transferred to the next processor element with which a is 
It will also be seen in FIG. 1. that as a result of the associated. 
computation canied out by the process at a,,b2 parameters 
ment computation at a,,b, are transferred as required to each shown in FIG* 33 and as by the dashed line in the 
of the three subsequent comparisons a,,b,,a,.b, and a3,b,. left most portion Of FIG. 33 this snapshot finds the topmost 
Based upon the need for the generation of parameters for sequence processor in the right-most portion of FIG. 3, 
best score alignment comparisons for previous values of a, Operating on the a134 computation and the PrO~SSOr below 
and bJ in the sequences of A and B, it will be seen that not 15 the first Operates on the %&I computation. Each of these first 
all of the best score alignment computation processes can be two element processors generates appropriate Parameter 
carried out simultaneously. Thus for example.. best score signals required by computations in the next snapshot period 
computation for a,.b, and a,.b, must await the results of the which is shown in FIG. 4, each element with a new value of 
computation process for a,,b,. Similarly, the computation b, entering the top-most element and the value of bj pro- 
process for a,, b, must await the results of the computation 20 cessed by the top most element being transferred to the next 
processes for alb,  % h  and ConsequenW, it would element along with the other required parameters for the 
be entirely inefficient to perform the algorithm depicted in algorithm. 
resented by FIGS. 5,6,7 and 8. This example illustrates that processor for each combination of a, and b,. On the contrary, it would be most efficient to use only that number of 25 the four-by-four matrix of processors for calculating the best processors which equals to the maximum number of pro- 
cessors being used at any one time. based upon the sequence "Ore Of any alignment sequences A and in the 
of parameter generation required, as shown in FIG. 1. smith and waterman can be achieved with Only 
Smith and Wate-n algorithm for a four-by-four matrix, 30 It, Of course, requires the appropriate signals representing 
that is for A=a,,a2,a,,a4 and B=b,.b,,b, and b4; may be Parameters required bY the algorithm to be transferred from 
&ed out by four computation processors with appropriate processor to processor as illustrated in snapshot to snapshot 
interconnections to assure the transfer of necessary param- sequence of FIGS. 2 to 8. 
eters from processor to processor. The signal flow through four processors represented by 
In the language of VLSI array Processor design, the 35 the right-most portion or signal flow graph portion of FIG. 
left-most portion of FIG. 1 is referred to as a systolic parallel 9, may be used to out all the required steps of the 
processor array and the right-most portion Of FIG. 1 is algorithm for a four-by-four matrix in seven snapshots or 
Hz,2, Q., and F,.,, all resulting from the best Score align- 10 The subsequent snapshot Of sequence 'peration is 
FIG. for an four-by-four with a separate process continues, snapshot after snapshot, as rep- 
Accordingly, as Seen in the right most portion of FIG. 1, the four adual processors Operating in an sequence. 
referred to as a signal flow clock periods represented by the Seven dashed lines of the 
algorithms into Parallel processor and the lefi-most portion or systolic processor may portion of FIG. 
technique for projecting such graphs into signal 'Ow graphs 40 9. It will & understood however, that the four-by-four 
matrix of processors of FIGS. 2 9 ,  are presented herein by 
technique for 
be understood best to the text 
Array Processors by S .  Y. Kung, published by the Signal and 
California, Copyright 1986. 
Image Processing Institute of the university of southern way of illwtration only. It would be highly preferable to 
provide many more than four processors in order to be able 
sequences having a great deal more than just four 
that the systofic processor array graph on the le& side elements. In fact, it will be seen hereinafter that the inte- 
may & horizontally projected into a signal flow configura- grated (IC) Of the present hVeIltiOIl provides Sixteen 
tion which requires only four processor elements to cany out such processors. In addition, the architecture of each such IC 
the four-by-four matrix algorithm. For the example, as PellllitS the Serial interconnection of the sixteen processors 
shown in FIG. 1, each such processor on the right-most 50 on One Chip With the sixteen Processors on another Chip, SO 
portion of FIG. 1 is permanently associated with an element that a large number of such processors can be tied together 
of the A sequence. namely al,%,a3, and a,. respectively. On from CkP to Chip to Provide a 10% sequence Of intercon- 
the other hand. the B sequence elements, namely, b,,b2.b,, nected Processors. In the Present invention, UP to 512 Such 
and b4, respectively, are sequentially applied in a serial Processors Can be tied together to form a block and UP to 
manner through the elements so that the first alignment best 55 8.192 such blocks Or 4,194304 Such Processors can be 
score computation occurs at a,,b,. effectively interconnected without external software. The IC 
heads associated with each of the Chip Of the present hVentiOn, when Operating in COnjUnCtiOn 
elements in the right-most portion Of FIG. 1, represent With Other such Chips, can Compare sequences as 10% as 
parameter values that are either transferred from element to 4.194304 elements without the aid of external software. 
element in series or are fed back and used in the same 60 The logical operations actually carried out by each ele- 
element for the next computation. More specifically. FIG. 2 ment of the systolic processor array of FIGS. 2-9 may be 
represents a combined systolic array graph and horizontal better understood by reference to FIG. 10. In FIG. 10 the 
projection graph at a "snapshot" in time at which the a,.b, computations and parameter generation that occur within the 
alignment computation is taking place as represented by the a,,b, processor 11 are shown by way of example. As seen in 
dashed line through the a,.b, processor in the left portion of 65 FIG. 10, in each such processor there are four subtractors. an 
FIG. 2. The b, signal has been applied to the first processor adder and three calculators of nmximums. The relevant 
to permit the computation of the score ending at a,,b,. The equations are: 
The signal flow graph of the right side of FIG. 1, illus- 45 to 
The lines with 
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In accordance with these equations, the input parameters for referred to previously in the algorithm as the function 
the a,,b, processor comprise: H,,,, E,,,, H,,,, F,,, and H,,,. s(a,bj). This similarity value is generated by a similarity 
The H,,, parameter is applied to a subtractor to which is also table 14, based upon the a, stored therein and the b. input 
applied the value UgtVE, a constant which may be stored 15 therein, from a character register 22, the input to which is 
within the processor. The parameter E,,l is applied to a bal. 
subtractor to which is also applied the constant value V, The output of subtractors 24 and 26 are both applied to a 
H,,, is applied to a subtractor to which is also applied the maximum calculator 34, the output of which by definition is 
constant U&VF and the parameter F,,, is applied to a F i j  which is an output signal of the processor of FIG. 11 for 
subtractor to which is also provided the value V,. The use in subsequent processor. The output of maximum cal- 
parameter Hl,l is applied to an adder to which is also zo culator 34 is also applied to a maximum calculator 36. Other 
supplied a similarity function of a, and b, which, as previ- inputs to maximum calculator 36, include the output of the 
ously indicated, is a constant greater than zero if a, is equal adder 28 and a zero signal. The output of maximum calcu- 
to b, and a constant less than zero for a, not equal to b,. lator 36 is by definition, the score value signal H . .  which 
The output of the first two subtractors, that is the sub- constitutes the principal information desired from $e com- 
tractors to which the parameters H,,, and E2,, are applied, 25 parison of two sequences ending at aibr The output of 
respectively, are applied to a maximum value calculator. The maximum calculator 36 is also applied to register 18, the 
output of this maximum value calculator is, by definition, output of which is thus Hi&, which is, in turn, applied to the 
E&, and the outputs of the other subtractors are applied to a subtractor 30. Subtractor 30 also receives input U+V. The 
separate maximum value calculator, the output of which is output of subtractor 30 is applied to maximum calculator 38, 
by definition, the parameter F,.? E%, and F,,, are applied to 30 the output of which it wiU be seen hereinafter is Eij. 
a third maximum value calculator to which is also applied Parameter Eij  is applied both to the maximum calculator 36 
the output of the adder and a zero signal. The output of this as an input thereto and also to register 20 in the right-most 
third maximum calculator is by definition H,,, which is the portion of FIG. 11, as an input to that register. The output of 
score of the alignment ending at %,by register 20 is thus Eial which is applied to subtractor 32 to 
Thefunctionalblockdiagramofaprocessorofthepresent 35 which a second input is the constant V. The output of 
invention for performing the subtractions, additions and subtractor 32 is also applied to maximum calculator 38 to 
maximum calculator functions illustrated in FIG. 10, is produce the Eij parameter. 
shown in FIG. 11. As seen in FIG. 11 at the upper left hand Thus it wiU be seen that the architecture depicted in FIG. 
comer thereof, the input parameters are Fi-,&,, and 11 carries out the various computations of a single processor 
the sequence element bal. As also seen in FIG. 11, there are 40 for comparing two elements of the sequence A and B in 
aplurality of registers, namely aregister into which the input accordance with Waterman and Smith Algorithm, including 
parameters are storedfor one clockcycle, as well as registers providing the necessary time delay registers, subtractors, 
into which parameters generated within the processor of adder asd maximum calculators to receive the appropriate 
FIG. 11 are stored for one clock cycle. The purpose of these parameters and to generate the parameters for the subse- 
registers, as will be seen hereinafter, is to provide the 45 quent processor which, in turn, computes the same type of 
necessary delays in signal transfer to the adder, subtractors information for two sequence characters. It will be under- 
and maximum calculators so that the processor carries out its stood that the block diagam of FIG. 11 is of a functional 
algorithmic steps in the proper sequence and at the appro- nature only, to-indicate the treatment of parameters that 
priate time and furthermore, so that the various algorithm occur within one processor. However, the actual implemen- 
parameters are available at the appropriate adder, subtractors 50 tation of a processor is illustrated in FIGS. 12 and 13 taken 
and maximum calculators when the addition, subtractions in combination. Reference will now be made to FIGS. 12 
and maximum calculations actually occur. More specifically, and 13 for a more detailed understanding of the actual 
it will be seen hereinafter that each register of FIG. 11 architecture of a processor of the present invention. 
imparts the appropriate amount of time delay in signal flow The principal differences between the functional block 
through the processor so that the input of any j parameter 55 diagram of FIG. 11 and the actual block diagram of FIGS. 
occurs simultaneously with the output of a j-1 parameter. 12 and 13 are the following: Subtractors 24 and 26 of FIG. 
Thus for example the Fi-,&, parameter is input to a register 11 are actually adders 25 and 27 with one of the inputs 
10 which, because of its predetermined delay, outputs simul- inverted prior to application to the adder, so that the equiva- 
taneously therewith, the parameter Fi.-12 Similarly, the input lent operation is a subtraction. Another distinction is that 
to register 12, which is Hi-lfil occurs substantially simul- 60 maximum calculators 36 and 38 only accept two values, 
taneously with the output which is Hclj. The output of consequently, there are more maximum calculators 37,39 
registers 10 and 12 are applied to subtractors 24 and 26, and 41 in the actual implementation of FIGS. 12 and 13 than 
respectively, to which are also supplied the constants, V and there are in the functional block diagram of FIG. 11. Still 
U+V, respectively. The output of register 12 is also applied another distinction between the functional block diagram 
to a register 16, the output of which is Hi-,+,, which is 65 and the actual block diagram of the processor of the present 
applied to an adder 28. Also applied to adder 28 is a signal invention, is the fact that the latter must incorporate signals, 
indicative of the similarity or lack thereof between a, and bj, which in addition to the parameter signal previously dis- 
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cussed in conjunction with FIG. 11, must be input and output connected. As previously indicated, without the aid of 
to permit proper interface from processor to processor, as external software, up to 512 processors may be intercon- 
well as to facilitate appropriate timing of operation. Jn nected to form what is called a block and up to 8,192 such 
addition, there are at least two additional capabilities in the blocks may be interconnected without external software to 
actual block diagram of FIGS. 12 and 13 as compared to the 5 handle one sequence. 
functional block diagram of FIG. 11. Specifically, in the AU of the other elements of a signal processor of the 
actual block diagram, an additional maximum calculator 43 present invention are designed to provide the requisite 
and 45 is provided which compares the value of HiJ to a information, timing and signal flow input to and generated 
preselected threshold value permitting the logic of the actual by the processors. Thus for example in the upper left-hand 
processor to ignore any scores which fall below the preset 10 comer of FIG. 14, there is shown a plurality of registers 50 
threshold value. In addition. the actual architecture of the which are loaded from a data bus to provide the U+V and V 
processor of the present invention, provides an additional constants which are needed in all of the processors and 
signal path through all processors in a block, as well as an which represent various values of a linear function, repre- 
additional maximum calculator 47 in each processor of a senting scoring penalties for insertions and deletions in the 
block. for comparing the maximum value of each processor 15 Smith and Waterman Algorithm. 
with a maximum value of every other processor and propa- Also provided in the integrated circuit chip of the present 
gating a signal which indicates when the maximum value of invention is a control logic device 52 which controls the 
this particular processor is in fact the highest HiJ of all of the application of timing and logic signals to the processors, as 
processors in the block. well as signals which enable block and sequence counters, 
Furthermore, it will be seen that in the block diagram of 20 the outputs of which are stored in a maximum memory 
the actual processor of the present invention, the similarity device 54 shown in the upper righthand corner of FIG. 15. 
table 14 of the functional block diagram of FIG. 11, com- The control logic also controls pause input and output 
prises a random access memory 15 in which the data bus of signals which are used under certain conditions for tempo- 
the chip brings the character data into the similarity RAM, rarily halting the operation of the processors, such as when 
where it can be either written into the RAM or read out of 25 maximum memory is filled. The processor of the present 
the RAM and bj is applied to the addressed terminal of the invention also provides means for loading a threshold into 
RAM. In addition, the similarity RAM is provided with a the chip and for utilizing this threshold for enabling storage 
chip select signal and a readwrite signal as well as a data of maximums into memory only when the threshold is 
output which provides the similarity function output from a exceeded. The threshold registers are shown in the upper 
look-up table in the similarity RAM. A table address signal 30 left-hand corner of FIG. 15. There is a preload threshold 
(TA) is also applied to the address terminal of the similarity register 56 which receives its input from the data bus and a 
RAM 15 through a multiplexer 17 as a high order five byte sequence threshold register 58 which receives its input from 
address for the similarity RAM table. the character port when the chip is to be loaded with a query 
Other signals shown used in the block diagram of FIGS. sequence threshold. Also provided is an adder 60 which adds 
12 and 13 include location input and location output, which 35 the sequence threshold and the preload threshold to provide 
provide an indication of the location of the current maxi- what is referred to as a real threshold against which the 
mum value in the block of processors. Maximum enable scores of the respective processors are compared in a thresh- 
input and maximum enable output signals enable the com- old comparator. A pair of counters is also provided, namely 
parison of the locally generated maximum value with the a block counter 62 and a sequence counter 64. These 
input maximum value in each processor. A pipeline enable 40 counters enable the maximum memory to correlate the 
signal is used and its state indicates when the FzJ and H,, maximum score value with the sequence and the user 
values are valid data so that these values can be saved. defined block. A physical representation of the layout of the 
Synchronous clear signals are also input and output to each integrated circuit chip of the present invention is shown in 
processor. The synchronous clear input resets the HiJ value FIG. 16. 
so that the maximum value does not exceed the threshold 45 The sixteen processors 11 are arranged in a serial m a y  
value and the synchronous clear output, under certain terminating in a pipeline register 66. The device in the upper 
conditions, namely when the maximum value generated is left-hand comer of FIG. 16 is a control block 68 which 
greater than the threshold value, sets the H value of the next comprises the control logic 52, counters 62 and 64 and 
processor to zero. However, it will be understood that except registers 50.56 and 58 previously described in conjunction 
for the timing control and logic control. the use of threshold 50 with FIGS. 14 and 15. 
and maximum value transfer from processor to processor, The interface between integrated circuit chips of the 
the functional effect of the actual architecture depicted in present invention may be best understood by referring to 
FIGS. 12 and 13 is identical to that explained previously in FIGS. 17 and 18 which provide an exemplary dependence 
conjunction with FIG. 11. graph for 34 processors 11 on three separate chips 70.72 and 
The manner in which the processors are integrated in a 55 74, the latter being shown on the right side of FIG. 18. Each 
chip of the present invention and the other electronics chip provides 16 processors 11 and a pipeline register 76. In 
associated with each circuit chip of the present invention the dependence graph the pipeline registers are shown as 
will now be discussed in conjunction with FIGS. 14 and 15 rectangles 78 which merely delay the operation between the 
which together comprise a functional block diagram of the last processor of one chip and the first processor of the next 
biological information signal processor. Referring therefore 60 chip. 
now to FIGS. 14 and 15, it will be seen that each integrated The dependence graph of FIGS. 17 and 18 is generally a 
circuit chip of the present invention comprises sixteen of the larger ma& version of the graphs of FIGS. 1-9. except that 
aforementioned processors connected in a serial array con- it includes a sufficient number of processors 11 to demon- 
figuration in which a plurality of the aforementioned signals strate the “block edge” behavior based upon a minimum 
used within each processor. may be transferred from pro- 65 block size of 16 elements. This “block edge” behavior is 
cessor to processor on this particular chip, as well as to designed to prevent maximum score bufFer overflow by 
processors on other chips to which the present chip is resetting “ H  values in the a,,, b,, processor, the a32, b32 
5,632,041 
13 14 
processor, etc. Only the “H’ values which exceed the ending elements, each said processor having a selected 
previously noted threshold and which are output in the similarity measure associated with it. 
horizontal and diagonal directions to the adjacent processors 3. The apparatus recited in  claim 2 wherein said basing 
are reset. means permits independently controllable similarity mea- 
This “block edge” resetting procedure constitutes a modi- 5 sures in said respective processors. 
fication to the Smith and Watexman algorithm which is 4. The apparatus recited in claim 1 further comprising 
unique to the present invention. It is implemented in each means for basing said scores on whether or not said respec- 
chip by means of a boundary set zero enable signal (ENZ tive segments differ from one another as a result of one or 
flag) in the control logic of FIG. 14. If this bit is set and the more deletions and in sdons  in said segments, wherein said 
output H value is greater than the threshold value, then the basing is a function of the occurrence and length of such 
SISP chip will reset the internally fedback E value and the deletions and insertions. 
Hi-lj-l value of the next SISP chip. 5. The apparatus recited in claim 4 wherein said basing 
now be understood that what has been means permits differences in score effects between deletions 
herein comprises a sequence infonnation signal processing and insertions in one segment and deletions and in 
integrated circuit chip designed to perform high speed 15 the other second segment. 
defined by Waterman and Smith. This chip is designed to be 
a building block of a linear systolic array. The performance means controlling said processors for simultaneous genera- 
tiond such chips to the array. Each such provides said simultaneously-generated scores being for segments 
each processor element, user definable query threshold and 7. The apparatus recited in Claim 1 Wherein said Proces- 
preload threshold and block maximum value and location SOrS are arranged in a linear systolic array. 
calculation and buffering. The chip provides the equivalent 8. The apparatus recited in Claim 7 further COmpriSing 
of about 400,000 transistors or 100,000 gates. AU numerical means wherein each processor during sequence comparing, 
data are input in 16 bit, two’s compliment format, and result 25 is associated with a respective element a, of sequence A and 
in comparison scores ranging from +32,767 to -32,768. A generates a score for each respective element bj of sequence 
control logic device in the chip per fom the control and B. 
sequencing of the processor elements. It contains threshold 9. The apparatus recited in claim 7 further comprising 
logic for sequence and timing, as well as enabling counters means for interconnecting said array of processors to addi- 
for sequence and block counts. 
Those having ordinary skill in the arts relevant to the 10. The apparatus recited in claim 1 wherein each said 
present invention will now, as a result of applicants’ teach- group of processors. 
ing herein, perceive various modifications and additions 11. The apparatus recited in claim 1 further comprising 
which may be made to the invention. By way of example, memory means for storing said maximum scores. 
the particular algorithm as well as the architecture designed 35 12. The apparatus recited in claim 1 further comprising 
to perform the algorithm processes, may be altered while clock means for synchronizing said processors. 
st i l l  providing a useful and accurate measure of the hornol- 13. An apparatus of the type having a plurality of VLSI 
ogy of two or more data sequences or subsequences thereof. circuit devices for receiving signals representative of at least 
Accordingly, all such modifications or additions are deemed two data sequences A and B, where A a , ,  a, . . . a, B=b,, 
to be within the scope of the invention which is to be limited 4o b, . . . b, and for dynamically comparing sequences A and 
only by the claims appended hereto. B by generating score signals representative of the degree to 
We claim: which segments of A and B are similar; each such device 
1. A computational apparatus for dynamically comparing comprising: 
against one another a first element sequence having a first a plurality of processors, each such processor having 
number of elements and a second element sequence having 45 means for periodically generating respective ones of 
a second number of elements by providing a plurality of said scores for said segments ending at selected ele- 
scores indicative of the degree of similarity of respective ments of said respective sequences, said means for 
segments of the sequences; the apparatus comprising: periodically generating said scores including means for 
a plurality of processors segregated into distinct groups of processing responsive to insertion of an additional 
processors, each such processor having means for gen- 50 element into one of said sequences during said dynamic 
erating respective ones of said scores for said segments comparison a signal indicative of said additional ele- 
ending at selected elements of said respective ment insertion; and 
sequences, said means for generating said scores means for determining the maximum one of said 
including means for processing responsive to insertion processor-generated scores and the ending elements of 
of an additional element into one of said sequences 55 segments at which such maximum score occurs; 
during said dynamic Comparison a Signal indicative Of each said device having a distinct selected score threshold 
said additional element insertion; which can be different from the score thresholds in the 
means for determining the maximum one of said remaining devices. 
processor-generated scores and the ending elements of 14. The apparatus recited in claim 13, each said device 
segments at which such maximum score occurs; and 60 further comprising means for establishing said threshold 
means in each of said groups for establishing a threshold score and for ignoring all said scores below said threshold 
score and for ignoring all said scores below said score. 
threshold score, the threshold score in each said group 15. The apparatus recited in claim 13, each said device 
being independently selected from the threshold score further comprising means for basing said scores on similar- 
in all of the remaining groups. 65 ity measures of said ending elements, each said device 
2. The apparatus recited in  claim 1 further comprising having independent basing means associated with each said 
means for basing said scores on similarity measures of said processor. 
It 
calculation based the Programming algorithm 6. The apparatus recited in 1 further comprising 
of the systolic array can be increased by connecting addim tion Of said in said Plurality Of ProceSSOrS, each of 
processor elements, a 128 word similarity table in 2o ending at different ones of said selected elements. 
3o tional arrays of processors. 
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16. The apparatus recited in claim 15 wherein said basing 
means permits independently controllable similarity mea- 
sures in said respective processors. 
17. The apparatus recited in claim 13 further comprising 
means for basing said scores on whether or not said respec- 
tive segments differ from one another as a result of one or 
more deletions and insertions in said segments, wherein said 
basing is a function of the occurrence and length of such 
deletions and insertions. 
18. The apparatus recited in claim 17 wherein said basing 
means permits differences in score effects between deletions 
and insertions in one segment and deletions and insertions in 
the other second segment. 
19. The apparatus recited in claim 13 further comprising 
means controlling said processors for simultaneous genera- 
tion of said scores in said plurality of processors, each of 
said simultaneously-generated scores being for segments 
ending at different ones of said selected elements. 
20. The apparatus recited in claim 13 wherein said pro- 
cessors are arranged in a linear systolic array. 
21. The apparatus recited in claim 20 further comprising 
means wherein each processor during sequence comparing, 
is associated with a respective element a, of sequence A and 
generates a score for each respective element bj of sequence 
B. 
22. The apparatus recited in claim 21 further comprising 
means for interconnecting said array of processors to addi- 
tional arrays of processors. 
23. The apparatus recited in claim 13 further comprising 
memofy means for storing said maximum score. 
24. The apparatus recited in claim 13 further comprising 
clock means for synchronizing said processors. 
25. An integrated Circuit apparatus for dynamicdy com- 
paring against one another a first element sequence having 
a first number of elements and a second element sequence 
having a second number of elements by providing a plurality 
of scores indicative of the degree of similarity of the 
sequences; the apparatus comprising: 
a plurality of processors, each such processor having 
means for generating respective ones of said scores for 
segments ending at selected elements of saidrespective 
sequences, said means for generating said scores 
including means for processing responsive to insertion 
of an additional element into one of said sequences 
during said dynamic comparison a signal indicative of 
said additional element insertion; 
means for determining the maximum one of said 
processor-generated scores and the ending elements at 
which such maximum score occurs; 
each said processor having a similarity measuring 
memory which is independent of the similarity mea- 
suring memories of all of the remaining processors 
whereby each processor contributes to said maximum 
score determining means using an independent mea- 
sure of similarity. 
26. The apparatus recited in  claim 25 further comprising 
means for establishing a threshold score and for ignoring all 
said scores below said threshold score. 
27. The apparatus recited in claim 25 further comprising 
means for basing said scores on whether or not said respec- 
tive sequences differ from one another as a result of one or 
more deletions and insertions in said sequences, wherein 
said basing is a function of the occurrence and length of such 
deletions and insertions. 
28. The apparatus recited in  claim 27 wherein said basing 
means permits differences in score effects between deletions 
and insertions in one sequence and deletions and insertions 
in the other sequence. 
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29. The apparatus recited in claim 25 further comprising 
means controlling said processors for simultaneous genera- 
tion of said scores in said plurality of processors. each of 
said simultaneously-generated scores being for segments 
ending at different ones of said selected elements. 
30. The apparatus recited in claim 25 wherein said pro- 
cessors are arranged in a linear systolic array. 
31. The apparatus recited in claim 30 further comprising 
means wherein each processor during sequence comparing, 
is associated with a respective element a, of sequence A and 
generates a score for each respective element bi of sequence 
B. 
32. The apparatus recited in claim 25 wherein said pro- 
cessors and said determining means are all located on a 
unitary integrated circuit device. 
33. The apparatus recited in claim 30 further comprising 
means for interconnecting said array of processors to addi- 
tional arrays of processors. 
34. The apparatus recited in claim 25 further comprising 
memory means for storing said maximum score. 
35. The apparatus recited in claim 25 further comprising 
clock means for synchronizing said processors. 
36. An electronic system for the dynamic comparison of 
a first sequence having a first number of character elements 
with a second sequence having a second number of character 
elements, the system comprising: 
a plurality of data processors arranged in a series with 
each data processor being coupled to the next subse- 
quent data processor in said series; 
means for storing representations of said first sequence of 
character elements in said series of data processors, 
with each character element being associated with a 
respective one of said data processors, a series of 
discrete independently variable digital similarity tables 
stored in a memory device associated respectively with 
each data processor and character elements included in 
said first sequence of character elements; 
said series of data processors including shift registers for 
storing representations of said second sequence of 
character elements, with one of said second sequence of 
character elements being associated with each data 
processor, and means for stepping said representations 
of said second sequence of character elements along 
said shift register, from one data processor to the next, 
along said series of data processors; 
the similarity tables stored in said data processors pro- 
viding digital values for each pattern of representations 
of said second series of Character elements in said shift 
registers; and 
means for determining the level of correspondence 
between said first and second sequence of character 
elements from said digital values, whereby each said 
data processor can contribute to said level of corre- 
spondence based upon a unique similarity table stored 
in a corresponding memory device, said means for 
determining the level of correspondence between said 
first and second sequences including means for pro- 
cessing responsive to insertion of an additional element 
into one of said first and second sequences during said 
dynamic comparison a signal indicative of said addi- 
tional element insertion. 
37. The system recited in claim 36 further comprising a 
clock for synchronizing the operation of said data processor. 
38. The system recited in claim 36 further comprising 
means for manifesting said level of correspondence as 
scores corresponding to each pair of characters of said first 
and second sequences. 
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39. The system recited in claim 38 further comprising 
means for determining the maximum such score and for 
identifying the pair of characters corresponding to said 
maximum score. 
40. A multiprocessor apparatus for dynamically compar- 
ing against one another a first sequence having a first number 
of elements and a second sequence having a second number 
of elements comprising: 
a plurality of computational processors arranged in an 
interconnected serial array; each such processor being 
selectively associated with an element of said first 
sequence of elements; 
means for serially propagating said second sequence of 
elements through said processors; and 
means for generating a measure of the similarity of said 
sequences and alternatively for element segments 
thereof at each processor for each processor’s combi- 
nation of elements from said first and second sequences 
substantially as said second sequence elements are 
propagated through said processors, said means for 
generating said measure of similarity including means 
for processing responsive to insertion of an additional 
element into one of said sequences during said dynamic 
comparison a signal indicative of said additional ele- 
ment insertion; 
means for identifying the respective elements of said first 
and second sequences for which said measure repre 
sents the greatest degree of such similarity; 
means for establishing a threshold measure and for ignor- 
ing all said measures below said threshold measure; 
means for storing all said measures above said threshold 
measure and for automatically stopping said propagat- 
ing of said second sequence of elements through said 
processors when a selected number of said measures 
are stored. 
41. The apparatus recited in claim 40 further comprising 
means for basing said measure on similarity measures of 
each processor’s elements. 
42. The apparatus recited in claim 40 further comprising 
means for basing said measures on whether or not said 
respective segments differ from one another as a result of 
one or more deletions in said segments. 
43. The apparatus recited in claim 42 wherein said basing 
means permits differences in score effects between deletions 
in one segment and deletions in the other second segment. 
44. The apparatus recited in claim 40 wherein all of said 
processors, said propagating means and said generating 
means are located on a unitary integrated circuit device. 
45. The apparatus recited in claim 40 further comprising 
means for interconnecting said array of processors to addi- 
tional arrays of processors. 
46. The apparatus recited in claim 40 further comprising 
clock means for synchronizing said processors. 
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47. An integrated circuit apparatus for dynamically com- 
paring at least one element sequence against a plurality of 
other element sequences by providing a plurality of scores 
indicative of the degree of similarity of respective segments 
of the one element sequence and the other element sequence; 
the appxatus comprising: 
a plurality of processors, each such processor having 
means for generating respective ones of said scores for 
said segments ending at selected elements of said 
respective sequences, said means for generating said 
scores including means for processing responsive to 
insertion of an additional element into one of said 
sequences during said dynamic comparison a signal 
indicative of said additional element insertion; and 
means for determining the maximum ones of said pro- 
cessor generated scores for each of said other element 
sequences and the ending elements of segments at 
which such maximum scores occur; 
each said processor comprising a memory device for 
storing a similarity table upon which each said score is 
based, each such table being independently variable 
from all other such tables. 
48. A sequence information signal processing apparatus 
for dynamically comparing against one another a first 
sequence having a first number of elements and a second 
sequence having a second number of elements comprising a 
plurality of computational processors arranged in an inter- 
connected serial array; each such processor being selectively 
associated with an element of said first sequence of ele- 
ments; 
means for serially propagating said second sequence of 
elements through said processors; and 
means for generating a measure of similarity of said 
sequences and for identifying the respective elements 
of said sequences for which a maximum measure of 
similarity occurs, said means for generating said mea- 
sure of similarity including means for processing 
responsive to insertion of an additional element into 
one of said sequences during said dynamic comparison 
a signal indicative of said additional element insertion; 
wherein said processors are arranged in discrete, serially 
interconnected blocks of processors and wherein said 
apparatus further comprises means for providing one 
such maximum measure in each said block, means for 
comparing the maximum measures of all such blocks 
and means for automatically resetting the maximum 
measure in  each said block to zero before such maxi- 
mum measure is compared with the maximum measure 
of a subsequent block when said maximum measure 
exceeds a selected measure. 
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